New technical paper titled “Directed Self-Assembly for Dense Vertical III–V Nanowires on Si and Implications for Gate All-Around Deposition” is published from researchers at Lund University in Sweden.
“Fabrication of next generation transistors calls for new technological requirements, such as reduced size and increased density of structures. Development of cost-effective processing techniques to fabricate small-pitch vertical III–V nanowires over large areas will be an important step toward realizing dense gate all-around transistors, having high electron mobility, and low power consumption. It is demonstrated here, how arrays of III–V nanowires with a controllable number of rows, ranging from one single row up to bands of 500 nm, can be processed by directed self-assembly (DSA) of block copolymer (BCP). Furthermore, it is shown that the DSA-orientation with respect to the substrate’s crystal direction affects the nanowire facet configuration, and thereby the nanowire spacing and gate all-around deposition possibilities. A high χ poly(styrene)-block-poly(4-vinylpyridine) BCP pattern directed by electron beam lithography-defined guiding lines is transferred into silicon nitride. The silicon nitride is then used as a selective area metal-organic vapor phase epitaxy mask atop an indium arsenide (InAs) buffer layer on a silicon platform to grow vertical InAs nanowires at 44–60 nm row pitch. Finally, deposition of high-κ oxide and titanium nitride at this high pattern density is demonstrated, to further illustrate the considerations needed for next generation transistors.”
Find the open access technical paper here. Published April 2022.
Löfstrand, A. , Jafari, R. , Svensson, J. , Jönsson, A. , Menon, H. , Jacobsson, D. , Wernersson, L.-E. , Maximov, I. , Directed Self-Assembly for Dense Vertical III–V Nanowires on Si and Implications for Gate All-Around Deposition . Adv. Electron. Mater. 2022 , 2101388. https://doi.org/10.1002/aelm.202101388.
Related More Transistors technical papers in our library Impact Of GAA Transistors At 3/2nm Some things will get better from a design perspective, while others will be worse. New Transistor Structures At 3nm/2nm Gate-all-around FETs will replace finFETs, but the transition will be costly and difficult.
Name* (Note: This name will be displayed publicly)
Email* (This will not be displayed publicly)
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
Number of options is growing, but so is the list of tradeoffs.
Where neural networks are being deployed in semiconductor manufacturing and how well they’re performing.
Increased transistor density and utilization are creating memory performance issues.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Disaggregation and the wind-down of Moore’s Law have changed everything.